上海需要一位 Staff Verification Engineer

【猎头职位：上海需要一位 Staff Verification Engineer】联系人：Lincy-Cao，邮箱：hr@kthr.com，微信也可查询职位啦！打开手机微信，搜号码“KTHR_COM”或查找微信公众帐号“KT人才”或扫描以上二维码即可添加，欢迎大家关注！
Responsibilities:
-Understanding the expected functionality of designs.
-Developing testing and regression plans.
-Designing and developing verification environment.
-Running RTL and gate-level simulations/regression.
-Code/functional coverage development, analysis and closure.


Qualifications
Experience & Skill: 5 Years
-Minimum of five  years experience.
-Additional qualifications include: Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills.
-Candidate should be familiar with as System Verilog, VMM/OVM/UVM verification methdology.
-Candidate should be familiar with industry standard ASIC design and verification tools and flow.
-Good knowledge DDR protocol and computer system achitecture would be an added advantage.
-Good knowledge of Perl and shell programming would be an added advantage.
-Design verification experience (test plan, test bench, assertions, debugging designs, code coverage etc.).
-Knowledge in ASIC/FPGA design process and verification tools.
-Familiar with design and verification languages (Verilog, System Verilog, SVA etc.).
- Scripting and automation skills (tcl, perl, makefile etc) a plus.
-Familiar with C/C++.
-Knowledge of DDR protocol a plus.
-Independent and self-managing.